Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to resolve timing budget issue in a synchronous design?

Status
Not open for further replies.
A

anantha_09

Member level 4
Member level 4
Joined
Jan 28, 2007
Messages
75
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,771
Given a synchronous design fails to meet the timing budget, what
steps can be taken to resolve the situation?
 

timing budget

synthesis constrain
retiming
pipeline
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top