[SOLVED] How to replace transistor with Verilog-A model in Eldo?

Status
Not open for further replies.
V

vaah

Member level 3
Joined
May 24, 2012
Messages
67
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
US
Activity points
1,785
Hello guys,

I want to replace the extracted transistors with a Verilog-A model in Eldo. I know ".Bind" command provides some options to do it. But the thing is that I am not sure how this command works for the extracted netlist!
I would greatly appreciate it if you could help me out with this.

Here is the netlist
_______________________________________________
.subckt AYKL VSS R[1] VDD L[1]
mXAYK_1/KSL VDD R[1] L[1] VSSI nch L=1.0e-06 W=6.0e-06
mXAYK_2/KSL VDD R[1] L[1] VSSI nch L=1.0e-06 W=6.0e-06
.ends
____________________________________________________

THANKS IN ADVANCE.
 

In case someone has the same issue

".BIND" command and subcircuit should be in one "cir" file not separated. From manual, you may get that you need another ".cir" file to do the substitution! But it's not the case!
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…