Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to remove the antenna effect on top metal??

Status
Not open for further replies.

biju4u90

Full Member level 3
Joined
Dec 10, 2014
Messages
172
Helped
3
Reputation
6
Reaction score
3
Trophy points
18
Activity points
1,437
The link to an old post regarding the removal of antenna effect in a design is quoted. In a reply by randyest to the post , it is told to connect to top metal layer to avoid the effect. What if I have antenna violations in the top metal layer?? How can I solve the issue??


https://www.edaboard.com/threads/183276/
 

Ideally It doesn't matter whether you are jogging Antenna affected Metal layer to Top or Bottom Metal Layer, Ultimately total area of that Metal layer which affected should be less than Area which causes Violation.
If you jog to upper metal layer area drastically decreases(only which is going towards Input gate is calculated as Metal area) based on where you jogged so its preferred(If you jog to lower metal again metal area of two pieces is summed up).Since Upper metal layer is manufactured late bye the time you dont have antenna effect as its caused during metal deposition and etching process.

One more easy way if you dont find track jog is,Find the input gate which affected,insert antenna diode near to it and connect them.
You can connect any part of that Net affected to Antenna diode towards input gate.
If you are connecting towards output gate, you need to check Metal layers. Ex: if M5 is affected, you are connecting that net to antenna diode towards output gate, check Net is moving below M5 in the path the its fine. If its moving above M5 at any point then path ll break so again you ll end up with violation.

I think i have provided full info.
 
Two Options are there.

1. Reduce the Higher layer metal area, which means change it to different track.
2. Add the reverse-bias diode at the gate.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top