How to reduce the open loop gain of the last stage including Pass Tr (like using a small length) of LDO?

Status
Not open for further replies.
D

dressler6

Newbie level 6
Joined
May 22, 2019
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
144
Hello Friends Im new to the whole Power Management and Analog Design sphere .
I have a question. If anyone knows, please tell me.

As a general LDO, the output PASS Tr. is PMOS.
To improve PSR+, the open loop gain of PASS Tr can be reduced. How to reduce the open loop gain of the last stage including Pass Tr (like using a small length) of LDO?
 

You could make the final / pass stage a current mirror (high but not as high gain as a common source gain stage). You might want some more care with the gate drive of that fat little beast.
 

dick_freebird said:
You could make the final / pass stage a current mirror (high but not as high gain as a common source gain stage). You might want some more care with the gate drive of that fat little beast.
Click to expand...
That's good point!! Thank you very much.

I will look for related papers and think about ways to improve PSR+.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…