Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to reduce power dissipation at the amplifier stage of a pipeline ADC?

Status
Not open for further replies.

suhas_shiv

Full Member level 2
Joined
Nov 30, 2005
Messages
136
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,298
Activity points
2,461
Hi all,

In a pipeline ADC, most of the power is dissipated in the amplifier stage. What are the steps that should be taken to reduce power dissipation there? I mean which part of the amplifier stage would you concentrate on to reduce power and how?

Thanks,

Suhas
 

Re: Low power Design

what amp r u talking about....i don't think its MDAC....is it the pre-amp of comp....

please elaborate ur view...may be helpful to understand....
 

Low power Design

Well, the amplifier is in the MDAC(Gain of 2 for 1.5 bits/stage). Basically what I am asking is how would you reduce power consumption in a pipeline ADC.

Thanks.
 

Re: Low power Design

Hi,
The following Doc may help u....it is pipelined ADC...and power saving technique is used.....

The doc is already uploaded in....



gd luck...
sankudey

--------------------------------------------------------------------------

55-mW 200-MSPS 10-bit Pipeline ADCs for Wireless Receivers


Kurose, D. Ito, T. Ueno, T. Yamaji, T. Itakura, T.


This paper appears in: Solid-State Circuits, IEEE Journal of
Publication Date: July 2006
Volume: 41, Issue: 7
On page(s): 1589- 1595
ISSN: 0018-9200
Digital Object Identifier: 10.1109/JSSC.2006.873888
Posted online: 2006-06-26 09:29:37.0




Abstract
A new power reduction technique for analog-to-digital converters (ADCs) is proposed in this paper. The power reduction technique is a kind of amplifier sharing technique and it is suitable for ADCs in a wireless receiver. A test chip, which contains two ADCs, is fabricated in 90-nm 1-poly 7-metal CMOS technology. The 10-bit ADC dissipates 55 mW from 1.2-V supply, when the ADC operates at 200 mega-samples per second (MSPS). The 10-bit, 200-MSPS ADCs achieve maximum differential nonlinearity (DNL) of 0.66 least significant bit (LSB), maximum integral nonlinearity (INL) of 1.00 LSB, a spurious-free dynamic range (SFDR) of 66.5 dB and a peak signal-to-noise plus distortion ratio (SNDR) of 54.4 dB that corresponds to 8.7 effective number of bits (ENOB). The active area is 1.8 mm$times$1.4 mm.

--------------------------------------------------------------------------
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top