Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to reduce harmonics in ios

Status
Not open for further replies.

MetalLord

Junior Member level 1
Joined
Apr 3, 2007
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,406
Hi all

is there any way we can reduce harmonics at the output stage of an io output buffer which has architecture like corelevel signal -> levelshifter->predrivers->GTO driver -> output to the pad..
 

one way is putting filter (Band Pass), by using select suitable RC filter
 

Make sure of enough overdrive (cmos) or degeneration (bjt). degradation starts at overdrive/1.414. any overdrive problems leads to harmonics. slew rate limitation will also cause sine to be distorted, hence each stage should be biased with sufficient current. hope this helps.
 

Can you afford feedback control?

A high speed opamp (either voltage mode or current mode) shall serve you well in moderate frequency applications.

Actually emitter degeneration is a feedback example essentially.

If you run at high frequency, try feedforward/preditortion as in PA design.

External bandpass / low pass filters are quick fix. But you shall keep it as the last resort. Specially keep an eye on the stop band impedance of these filters.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top