How to redirect intermediate files of VCS compilation

[asic_learner]

Hi,

I am running few verilog + systemverilog files using synopsis VCS tool.
After compilation few intermediate files are forming such as csrc, simv, simv.*, ucli.* etc.
Is there any way to redirect them to a separate folder using VCS simulator.

Thanks in advance