Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to realize on-wafer test for a 4GHz clock?

Status
Not open for further replies.

DZC

Full Member level 3
Joined
Sep 12, 2006
Messages
150
Helped
13
Reputation
26
Reaction score
4
Trophy points
1,298
Activity points
2,122
Hi, I want to buit a high speed Duty cycle corrector circuit.
The process is 0.18um CMOS.
The highest input and output clock frequency can be as high as 4GHz.
On wafer probe test will be chosen.

But I have no I idea how to built the I/O circuit.
Can I just get rid of the ESD circuit or which ESD circuit should I use?
How much parasitical capacitor of the PAD and probe should I consider?
Any otherthing should I take care of??


Thanks for all your kindly comment.:D
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top