Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to realize a time-varying signal in verilog-a

Status
Not open for further replies.
W

wwm101

Newbie level 3
Joined
Oct 3, 2007
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,297
I want to realize a time-varying sine signal which amplitude changes linearity with time，expression as vamp=k×t+vamp0.where k is a coefficient and vamp0 is an initial value。
How to realize it inverilog-a？
Thank you in advance^_^
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top