Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: how to practice soc encounter ，give some sugg
To learn SoC Encounter, you must first learn the Physical Design Flow. You can get this info from the ASIC book. Next, we need the following files to get started..
1. Verilog Code/Netlist
2. Technology Library Files (Standard Cells Library, like TSMC)
3. Constraint files for Clock Tree synthesis, timing , power etc.
If you dont have a Verilog Netlist (synthesized netlist from any ASIC synthesis tool targeted towards a Technology) , you will have to take a Verilog design file and synthesize it first providing all the constraints.
After you get the post-synthesis netlist, you can use it for the PD flow in SoC Encounter. If you refer to the SoC Encounter user guides you will get information on how to use the GUI mode as well as the command (script) mode.