Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to plano the floorplan of a OTA amplifier (3-current mirror OTA)

Status
Not open for further replies.

AMSA84

Advanced Member level 2
Joined
Aug 24, 2010
Messages
577
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
Iberian Peninsula
Activity points
6,178
Hi guys. I have to design the layout of the above mentioned ota.

I am thinking on how layout the ota AMP. This OTA has PMOS input transistor.

What I was thinking to do was to follow the schematic. That is:

Interdigitize the cascode transistores that bias the diff. pair.

Interdgtz the differential pair.

Interdgtz the current mirror loads between them.

Interdgtz the upper current mirrors.

All this structured as in the schematic.

What you guys think?

Btw, all the transistors will havê the same width, so I will be using multiplicity of a lower transistor size.
 

Dominik Przyborowski

Advanced Member level 4
Joined
Jun 6, 2013
Messages
1,063
Helped
481
Reputation
964
Reaction score
455
Trophy points
1,363
Location
Norway
Activity points
7,959
What is your input offset voltage obtained from monte carlo or hand calculation?
Sometimes drawing layout "as God commanded" is not worth of time and silicon area.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top