Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to pass values to inout arguments in Verilog?

Status
Not open for further replies.

altair_06

Member level 1
Joined
Jul 10, 2006
Messages
38
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,533
Hi ,

If i have inout arguments in a task, how do i pass values to them.
can anyone suggest me a solution

regards
altair
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top