Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I might be able to help. But, if you could be more specific about the problem you are seeing and where in the design phase you are in, it would allow me to provide a better, focused answer.
Use High effort option in the synthesis tool, if it is not helpful then, try to reduce the input delay for the flipflop by appropriate coding and design.
This is a kind of broad question.
If area is not a concern then you can use a driving cell with high driving capacity.
Most of the designing tools results are specific to the coding style. Somtimes changing coding style may achieve better timing.
Could you tell me the exact problem:?:
First let the tools synthesize the design with higher effort, if it doesn't work you'll have to go back to modify your RTL code. To break the worst path into 2 parts by inserting a FF in the middle, or, just latch some signal before using it if the it's ok with your logic.
it depends on which design phase you are in. In pre layout phase, synthesis tool running with a high effort may resolve the prolbem, logic change can do it too.
If postlayout, you may need to move cells, sizing up cells.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
