Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to optimize the settling time after the lock in PLL?

Status
Not open for further replies.

dinesh agarwal

Full Member level 3
Joined
Oct 20, 2007
Messages
151
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Location
Hyderabad India
Activity points
2,074
some guide me how to optamise the settling time after the lock.
the PLL is PDF , charge pump ,passive filter order iii, nd uses LC osc.
 

PLL settling time

the settling time , depend on my paramters , the step or the jump in frequency , the gain of the PLL and the BW of the PLL

so u need to optimize it within all these paramters , so ur PLL give u the disred performance

khouly
 

Re: PLL settling time

dear dinesh agarwal :

You need to have a transfer function of your pll.
Than you can use matlabe and control system principle
to optimize the settling time that you want.


mpig
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top