Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: how to optimize a MUX with 256 input pins to reduce area
If your synthesis tool cant improve the area much (make sure its optimizing for area, not time) then you may have other options, depending on what you are muxing. For example, making the outputs of the 256 things that you are muxing be =0 when not in use, then just ORing the outputs together. Or tristates, if your DFT methodology allows it (probably not a good idea). Or, can you rearrange these 256 things into a shift register structure. Or, if they are just memory elements, how about using a RAM instance?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.