Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to model and simulate a RF via hole?

Status
Not open for further replies.

rainer

Member level 1
Joined
Jul 22, 2002
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
new york
Activity points
237
I need to have information about RF via hole. I need to realize a passage under a metallic wall so my intention is to use a CPW, a via hole, a stripline, a via hole and a CPW.
Someone can suggest me how to model and simulate such hole?

Thank's
 

Pushhead

Full Member level 4
Joined
Jan 19, 2005
Messages
199
Helped
20
Reputation
40
Reaction score
10
Trophy points
1,298
Activity points
1,870
Re: RF via hole

Yes, I have some ideas.
Can you post a specific illustartion of the problem first?

P.
 

Pushhead

Full Member level 4
Joined
Jan 19, 2005
Messages
199
Helped
20
Reputation
40
Reaction score
10
Trophy points
1,298
Activity points
1,870
Re: RF via hole

Hi Rainer,

The pictures you've sent contain CPW-to-CPW transition only.
My guess is that you need to embed a stripline transition too, on a 3-layer PCB (3 metal layers).
In that case you are almost done:
Use the same via hole for a CPW to stripline transition - the stripline length is the length of the metal wall you're crossing - then go up in the same way to a CPW.

Please post the 3-layer scheme for further infromation regarding modelling, meshing and setup.

Regards,
P.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top