Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to minimize parasitic component ?

Status
Not open for further replies.

pankaj.patil

Junior Member level 3
Joined
Mar 22, 2011
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,457
Hello Sir

How to minimize parasitic components(inductor and capacitor) come inaction at RF frequency in PCB fabrication ?
What is their effect on circuit ?
and How can the minimize ?

Sir, can you suggest me any book or application notes so I can clear my basic regarding this ?

Thank You
 

SkyHigh

Advanced Member level 1
Joined
Jan 13, 2005
Messages
432
Helped
79
Reputation
158
Reaction score
27
Trophy points
1,308
Activity points
7,319
To minimise parasitic capacitance in PCB:
1. Reduce the trace length with respect to the ground plane directly below it
2. Increase the gap space between adjacent traces running in parallel
3. Avoid the use of vias

To minmise parasitic inductance in PCB:
1. Increase the gap space between adjacent traces running in parallel
2. Avoid the use of vias
3. Do not run traces between two planes (of different grounds)
 

phongphanp

Full Member level 5
Joined
Mar 17, 2003
Messages
259
Helped
21
Reputation
44
Reaction score
18
Trophy points
1,298
Location
thailand
Activity points
1,259
You may increase the electric power supply or make ground plane to minimize radiation of bottom and use multi-layer PCB , Material's board should inactive to working frequency .

Try make/use small circuit device as you can !
 

enjunear

Advanced Member level 3
Joined
Dec 21, 2010
Messages
960
Helped
309
Reputation
618
Reaction score
303
Trophy points
1,343
Location
USA, midwest
Activity points
9,749
Depending on the circuit's frequency of operation, you might consider utilizing the parasitic R, L & C of the substrate to your benefit, and set up a transmission line.

If you are about a few tens of MHz, you can make those type of structures work for you, rather than against you. Check out Microwaves101.com, or, more directly Microwaves101 - Transmission Lines (perhaps microstrip, or maybe stripline).
 

pankaj.patil

Junior Member level 3
Joined
Mar 22, 2011
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,457
To minimise parasitic capacitance in PCB:
1. Reduce the trace length with respect to the ground plane directly below it
2. Increase the gap space between adjacent traces running in parallel
3. Avoid the use of vias

To minmise parasitic inductance in PCB:
1. Increase the gap space between adjacent traces running in parallel
2. Avoid the use of vias
3. Do not run traces between two planes (of different grounds)

Thank You Sir
Sir Can you suggest me any book for this ?
If possible send me link to download the book.

Thank You
 

phongphanp

Full Member level 5
Joined
Mar 17, 2003
Messages
259
Helped
21
Reputation
44
Reaction score
18
Trophy points
1,298
Location
thailand
Activity points
1,259
enjunear , you miss Art of Analog Design ? Microwave Theory Book : test signal to our circuit and out S Parameters , Black Box .
 

ferdows

Advanced Member level 2
Joined
Mar 25, 2009
Messages
559
Helped
190
Reputation
382
Reaction score
186
Trophy points
1,323
Activity points
3,611
hi the best book for this element is compact element by bahl which contain the full information about inductor and capacitance
 

enjunear

Advanced Member level 3
Joined
Dec 21, 2010
Messages
960
Helped
309
Reputation
618
Reaction score
303
Trophy points
1,343
Location
USA, midwest
Activity points
9,749
enjunear , you miss Art of Analog Design ? Microwave Theory Book : test signal to our circuit and out S Parameters , Black Box .

With no reference to what frequency range/rise times the OP's signal is operating at, I can't give a good answer. If it's getting up there, simply making a proper TL structure can solve a LOT of issues. The digital folks I work with learn that from time to time (especially when they forget to set up their lines properly, and their jitter performance falls apart) :wink:
 

phongphanp

Full Member level 5
Joined
Mar 17, 2003
Messages
259
Helped
21
Reputation
44
Reaction score
18
Trophy points
1,298
Location
thailand
Activity points
1,259
I mean you can try make the close loop of circuit for some type of noise !
 

chiques

Advanced Member level 4
Joined
Nov 21, 2007
Messages
119
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Location
California
Activity points
2,147
Make sure you separate your CW and Pulsed designs. You mentioned 'jitter' which implies a system with a very fast pulse rate. Those rules for design are little bit different from microwave design (CW).

Another tip for designing RF and Microwave boards is to always try to use high Q elements. Also make sure you check the SRF's too.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top