Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to minimize glitch in Verilog RTL coding ?

Status
Not open for further replies.

lostin_eda

Newbie level 6
Joined
Aug 16, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,366
How to minimize glitch in Verilog RTL coding.

thanks for your reply
 

lordsathish

Full Member level 5
Joined
Feb 11, 2006
Messages
247
Helped
33
Reputation
66
Reaction score
3
Trophy points
1,298
Location
Asia
Activity points
2,698
Re: minimize glitch

one way to reduce glitch in sequential circuits is to avoid asynchronous reset's being used by the signals internal to the design...
 

sumit_techkgp

Full Member level 2
Joined
Apr 1, 2007
Messages
134
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
1,868
minimize glitch

well try to write a verilog code where delay balancing is possible during synthesis, and balance the delay during synthesis
 

aajizattari

Member level 3
Joined
Nov 13, 2007
Messages
56
Helped
8
Reputation
16
Reaction score
0
Trophy points
1,286
Activity points
1,608
minimize glitch

Use A Flip Flop for the output

Now glittc will occur but your output will be clean
 

phoenixfeng

Full Member level 2
Joined
Mar 27, 2004
Messages
147
Helped
15
Reputation
30
Reaction score
6
Trophy points
1,298
Activity points
770
minimize glitch

first u should know why remove glitch?
some glitch don't arise problem, and all combinational logic has glitch.
 

santuvlsi

Member level 4
Joined
Aug 19, 2007
Messages
71
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Activity points
1,800
Re: minimize glitch

Dear Dude,

Usually synchronizing flip flops constantly battle for

metastability and glitching inputs.

try to use moore circuit,

avoid cross talk, gated clocks,metastability.

these are some ways

santu
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top