Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to minimize area in DC synthesis ?

Status
Not open for further replies.

mikel262

Newbie level 6
Joined
May 18, 2003
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
115
area minimization

How to minimize area in DC synthesis. Any switches beside set_max_area 0?
 

Re: area minimization

the tool always try to minimize the area if the timing constraint is satified
 

Re: area minimization

Hi, beside set_max_area 0.0, you can set some variable to optimise your
design and reduce the areaof your design.
set_flatten false;
set_structure true -timing true;
transform_csa -duplicated;# If you use many arithemetic in your design
You can set dont use some cell to increasing speed and reducing area of your designware components too.
If the timing constraint of your design is satified, you can run area optimize using DC tool.
 

    mikel262

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top