Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, beside set_max_area 0.0, you can set some variable to optimise your
design and reduce the areaof your design.
set_structure true -timing true;
transform_csa -duplicated;# If you use many arithemetic in your design
You can set dont use some cell to increasing speed and reducing area of your designware components too.
If the timing constraint of your design is satified, you can run area optimize using DC tool.