Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to measure parameters of a comparator design

Status
Not open for further replies.

pankaj jha

Full Member level 3
Joined
Apr 16, 2010
Messages
170
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
jaipur
Activity points
2,457
hello everyone
i have designed the analog schematic of a comparator circuit in CADENCE .

now i want to measure the following parameters of the designed circuit:-
1) clock to output delay
2) input voltage range
3) diffrential voltage swing
4) power consumption
5) load capacitance

Can anyony please tell the procedure to measure these properties, or, provide me with test circuit to measure the above mentioned parameters.
 

1) use transient simulation
2) use dc sweep input voltage
3) dc sweep
4) quiescent current with dc sweep. transient simulation for dynamic power
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top