Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to Layout Deep Nwell in TSMC 0.18um HV technology

Status
Not open for further replies.

VASANSNS

Junior Member level 1
Joined
Apr 7, 2008
Messages
15
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,430
deep nwell layout

Hi all,
I have tried to layout the Deep Nwell using the library TSMC 0.18µm tech (in cadence as well as magic) , but i do not see that layer defined at all.I searched for online documentation and it said that deep nwell was optional. How do i get this layer?

Also Is this layer same as NBL?

Regards
VSNS
 

vinoth

Newbie level 2
Joined
Apr 28, 2004
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
10
deep nwell

Hi,

Yes, NBL is used for bipolar process, DNW is used for CMOS process but both will serve as nosie isolation layer for NPN and NMOS correspondigly.

NBL- N+ burried layer
DNW- Deep NWELL

thanks
Vinoth
 

Mr.dal

Newbie level 4
Joined
Oct 15, 2008
Messages
6
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
South Korea
Activity points
1,316
how tsmc 0.18 npn

Exactly right.
Could you send me the TSMC's PDK? 0.18um rf or 90nm.
 

threekingtiger

Member level 1
Joined
Jul 31, 2010
Messages
38
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,288
Activity points
1,564
Re: how tsmc 0.18 npn

Mr.dal said:
Exactly right.
Could you send me the TSMC's PDK? 0.18um rf or 90nm.

PDK is usually confidential and could not be spreaded out casually.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top