Nov 17, 2010 #1 W woshicloud Newbie level 5 Joined Aug 3, 2010 Messages 9 Helped 2 Reputation 4 Reaction score 2 Trophy points 1,283 Activity points 1,330 can any tool do following operation on RTL code? from: module A(); A1 A1(); A2 A2(); endmodule tomerge A1 A2 into a new module A12) module A(); A12 A12(); endmodule module A12(); A1 A1(); A2 A2(); endmodule Thanks
can any tool do following operation on RTL code? from: module A(); A1 A1(); A2 A2(); endmodule tomerge A1 A2 into a new module A12) module A(); A12 A12(); endmodule module A12(); A1 A1(); A2 A2(); endmodule Thanks
Nov 17, 2010 #2 J jpvSoccer Full Member level 2 Joined Sep 19, 2010 Messages 124 Helped 40 Reputation 80 Reaction score 37 Trophy points 1,308 Location Maryland Activity points 2,055 Hi, how about: dc_shell: group {A1, A2} -design_name A12
Nov 27, 2010 #3 W woshicloud Newbie level 5 Joined Aug 3, 2010 Messages 9 Helped 2 Reputation 4 Reaction score 2 Trophy points 1,283 Activity points 1,330 my target is to insert a hierarchy into an RTL design, not netlist. Can dc_shell do such operation?
Nov 27, 2010 #4 J jpvSoccer Full Member level 2 Joined Sep 19, 2010 Messages 124 Helped 40 Reputation 80 Reaction score 37 Trophy points 1,308 Location Maryland Activity points 2,055 Hi, have you looked into VerilogMode EMACS? While not perfect, it could probably automate some of the tasks.
Hi, have you looked into VerilogMode EMACS? While not perfect, it could probably automate some of the tasks.