Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to increase Clock skew

Status
Not open for further replies.

phutanesv

Full Member level 2
Joined
Apr 26, 2007
Messages
149
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Activity points
2,221
If suppose I want to add a clk skew for some F/F out of a no of f/fs connected with same clock.What would be the maximum freq in such a case?If the skew is relative to some other F/F then how do I calculate optimum clk skew in such a case?
 

To add skew to a particular FF or a group of FFs, all you need to do is add buffers in the clk path.. but where you add the clks is the point.. if you want to add skew to a particular FF, then add the buffer to the leaf of the clock which is only supplying clk to that FF. on the other hand if you want to add the skew to a set of FFs connected by a single clk.. add a CLKBUF just b4 the FF where you want the skew addition to be started..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top