Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to include certain cells in synopsys design compiler

Status
Not open for further replies.

Holzapfel

Newbie level 4
Joined
Nov 27, 2019
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
86
Hi everyone,

In synopsys design compiler, I only want to use several cells during optimization. I know "set_dont_use", but this command is too long and complex since I only want to use 10 cells... Is there any opposite command of "set_dont_use" something like "set_only_use" in synopsys design compiler?

Many thanks!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top