Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to improve Phase noise

Status
Not open for further replies.

zeshan102

Advanced Member level 4
Joined
May 31, 2003
Messages
100
Helped
11
Reputation
22
Reaction score
8
Trophy points
1,298
Location
Heart of Pakistan
Activity points
649
how to keep phase noise constant around 90 dbc at 10 Khz for entire bandwidth of synthesizer , it offer different phase noise at different frequency my BW is 575 Mhz RF frequency from 4680 to 5255 Mhz.


Thanks
 

Why bother? Most engineers would design for phase noise at the worst case frequency to meet the specification, and for the phase noise to be better than the requirement at other frequencies.
 

If frequency switching time is not required , make the loop filter band as small as possible , less than 1KHz,maybe.
 

spikeyang said:
less than 1KHz,maybe.

He may need a separate chip to integrate the capacitors and resistors :D:D
 

What do you mean by "keep the phase noise constant"? What variation do you have during PLL tuning from 4680 to 5255 MHz? 0.1 dB, 1 dB, 10 dB, or what? Please be more specific. What is the bandwidth of your PLL?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top