Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to implimente a CDR (clock and data recovery) circuits.

Status
Not open for further replies.

dd2001

Full Member level 4
Joined
Apr 14, 2002
Messages
236
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
1,912
cdr clock

Any one know this topic? I aready know PLL, but how to apply PLL to it?
 

shell3

Member level 1
Joined
Mar 28, 2002
Messages
35
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
303
Basically the PLL is used to regenerate the clock from the data
stream. The clock is aligned with the center of the data patern,
so that the data can be deserialised. The data is generally scrambled
to insure there is a minimum transitions per unit of time to keep
the PLL locked.

If you do a search for SONET OC12 components you will find a lot
of doc relative to CDR.
 

vsop

Member level 2
Joined
Aug 24, 2001
Messages
52
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
east
Activity points
513
I'm not sure if this is what you want.
 

vsop

Member level 2
Joined
Aug 24, 2001
Messages
52
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
east
Activity points
513
sorry, a mistake!
 

vsop

Member level 2
Joined
Aug 24, 2001
Messages
52
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
east
Activity points
513
and its codes!
 

dd2001

Full Member level 4
Joined
Apr 14, 2002
Messages
236
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
1,912
Thanks both pf shell3 and vsop.

:oops: :oops: :oops: :oops: :oops:
 

andy2000a

Advanced Member level 2
Joined
Jul 18, 2001
Messages
597
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
5,298
use multi phase clock select data

use multi phase clock , & select "right" clock to fit "setup time "
usual let "sampling clk in middle of "in_data" "
 

layes2

Full Member level 4
Joined
Dec 3, 2004
Messages
230
Helped
10
Reputation
20
Reaction score
6
Trophy points
1,298
Activity points
1,410
Re: How to implimente a CDR (clock and data recovery) circui

cdr
youcan use pll
or dll
oversample
or
*n speed clock
 

power-twq

Full Member level 6
Joined
Jun 10, 2005
Messages
373
Helped
8
Reputation
16
Reaction score
3
Trophy points
1,298
Activity points
4,554
Re: How to implimente a CDR (clock and data recovery) circui

you can use pll (with a ring osc for VCO) to generate multiple clocks

with different phase (for example 0, 45, 90, 135, 180, 225, 270, 315),

then use some algorithm to select appropriate phase clock to use.




dd2001 said:
Any one know this topic? I aready know PLL, but how to apply PLL to it?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top