sudheerprasad
Member level 2
hi,
regarding multi vt designs,should we design the cells in standard cell lib with multi vts,say a 3i /p nand gate,two nmos are having lower vt and third one higher vt, or is it some something dealt with the tools,like a multi vdd design can be done during backend stage
regarding multi vt designs,should we design the cells in standard cell lib with multi vts,say a 3i /p nand gate,two nmos are having lower vt and third one higher vt, or is it some something dealt with the tools,like a multi vdd design can be done during backend stage