how to implement flip-flop in integrated circuit

Status
Not open for further replies.

kickbeer

Full Member level 3
Joined
Nov 7, 2008
Messages
162
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,356
hi,

does anyone know how the circuit look like for a flip-flop?
 

Look at
**broken link removed**
they show SR, JK, D, T, edge triggered etc, in both NAND and NOR logic.
 

    kickbeer

    Points: 2
    Helpful Answer Positive Rating
jesseyu1984918 said:
just using two back to back NOR gate

If we implement NOR gate in CMOS technology howit would look like?[/quote]
 

Just like you will see in the link provided by trekkytekky, very good material
 

see here: **broken link removed**
 

i mean..how it would look like in CMOS level??
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…