Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to identify that those nets should be in same length

Status
Not open for further replies.

selvakumar.m

Junior Member level 1
Joined
Jan 29, 2011
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,365
how to identify that those nets should be in same length?. i dont know how to analyse the length matching information in datasheet.where the length matching information will be given in the datasheet for particlar ic?.
for eg: AT91SAM9261B-CU-ND
 

Depends on what the interfaces connected are going to be. If you have a DDR memory interface, there will be an application note, or info in the memory chip data sheets. Same if a phy is attached.
When contraining the signals, you have to consider the complete circuit diagram, not just one IC.
 

If you are seeing in allegro tool go to constraint manager their select routing and click on total etch length ..there you can find each net length..select it .it will be highlated.
Regards
Praveen Bhat
 

length matching is done to achieve adequate set up/hold time requirements in case of a digital chipsets which can be violated due to the line propagation delay between the signals referred to a reciever.....for example in DDR, the datasheet set up/hold time datas can be used as reference(for ex: b/n data and DQS line) for the timing deration.......you can find alot of application notes around about length matching concepts.....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top