Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to get frequency-adjustable clock with low jitter?

Status
Not open for further replies.

agump

Member level 2
Joined
Oct 23, 2004
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
366
clock generator adjustable frequency

My project need to supply a frequency-adjustable clock to a ADC , and require the clock's jitter less than 10ps.At the same time , we need put a copy of the clock to a FPGA which receives datas from the ADC. Now I know I can use VCO controlled by PLL to get low jitter clock , and I can use a multi-output low-jitter clock buffer to get all the clock that I needed. Can I get the desired clock with high jitter clock as the input of the multi-output low jitter clock buffer?Please give your comments.Thanks a lot.
Best RGDS
 

vaibhav.k

Advanced Member level 4
Joined
Apr 12, 2006
Messages
114
Helped
9
Reputation
18
Reaction score
3
Trophy points
1,298
Location
India
Activity points
1,779
adjustable clock

u can go to cypress.com.They have frequency synthesizer based clock generator.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top