Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to generate the waveform for DAC simulation?

Status
Not open for further replies.
A

ADDA

Newbie level 4
Joined
Jul 19, 2006
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
How to create the ideal_ADC used for DAC simulation?
Is there any codes or examples?
THANKS!
 

I have implemented one with perl.The basic idea is simple and you can also implement with any language you are familiar with.
You can also use verilog-a module. refer to HSPICE (version newer than 2005.3) demo case in the HSPICE install directory.
 

if u r using cadence, u can design or use an ideal adc to test the simulated result for dac
 

you can use proteus mcu simulation a lot of very helpful there

Fire in the Wire :idea:
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top