Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to generate the analog models for SOC verification?

Status
Not open for further replies.

lyko

Newbie level 2
Joined
Nov 19, 2007
Messages
2
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Location
China
Activity points
1,305
When the analog design finished, how to generate the "real" model(which means that the models include the real connection pins to the digital, not only arithmetic models) of your analog design for the SOC verification?

As far as I kown, 1 write the models by the designer self using verilog-a(ms).
2 generate the model using some tools? maybe there are.

What is your opinion? thanks.:-?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top