Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to generate sdf file using RTL Compiler?

Status
Not open for further replies.

hlasy

Newbie level 5
Joined
Mar 21, 2006
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,332
RTL Compiler.

How to generate sdf file using RTL Compiler.

The write_do_lec I think does not do the job

Thanks.
 

rtl compiler sdf

Is this s-y-n-o-p-s-y-s tool ?
 

cadence write_do_lec

Cadence synthsis tool.
Help from command line.
 

rtl compiler sdf file creation

write_do_lec writes the script for formal verification with LEC/Verplex/Conformal.

RTL compiler is from cadence.
 

rtl compiler command line

Hi ,

Do you have spef from layout ?

I can give how we do in PT .

read verilog netlist and read parasitics and then write SDF .

I think similar steps for any other timing sign-off tools ?


Thanks & Regards
yln
 

RTL Compiler

Hello write_do_lec dosent writes out the sdf file. It writes out the dofile foe LEC.
Sumit
 

RTL Compiler

The Cadence delay calculator is CeltIC NDC. The command to produce an SDF file in CeltIC is "generate_sdf".
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top