chris_li
Member level 2
How to generate .lib timing library for subblock given large scale hierarchical P&R?
Hi Guys,
FE team have partitioned the design into several subblocks. BE team intend to harden them one by one and then do integration at top level.
Whereas, for each subblock, how to get .lib timing library like that of SRAM, which is generated by memory compiler?
Any documentation can reference? Thanks in advance.
Hi Guys,
FE team have partitioned the design into several subblocks. BE team intend to harden them one by one and then do integration at top level.
Whereas, for each subblock, how to get .lib timing library like that of SRAM, which is generated by memory compiler?
Any documentation can reference? Thanks in advance.
Last edited: