how to generate jittered signal source?

Status
Not open for further replies.
B

beabroad

Member level 4
Joined
Nov 24, 2003
Messages
76
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
628
jittered signal

HI all

I am now designing a CDR circuit, and want to generate a jittered signal source in Verilog-A to test the function of CDR.
How to do this?
thanks.
 

You can find a Verilog model of a clock with jitter at https://www.designers-guide.org/VerilogAMS/, in the Functional model section. You have the two kinds of jitters modeled. Hope it correpond to what you're looking for.
 

    B

    beabroad

    Points: 2
    Helpful Answer Positive Rating
the data generator in that section is only without jitter. However, i think we can use the Fixed-frequency oscillators with jitter combined with DFF to generate the jittered data source.
or we can just use some of the code in the jittered frequecy oscillator into the data generator to generate the jittered data source
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…