Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to generate .db file for standard cells from verilog file?

Status
Not open for further replies.

dhaval4987

Full Member level 3
Full Member level 3
Joined
Oct 17, 2009
Messages
161
Helped
12
Reputation
24
Reaction score
12
Trophy points
1,298
Location
AZ
Activity points
2,325
Hello all,

I have a verilog file that has timing information for standard cells and I need to generate .db file for standard cells from it. Is it possible? how should I do it?

Thanks and regards,
Dhaval
 

First, you need to create .lib.
Second, if you can get rid of detailed functionality, you can just read .lib into DC and dump out as .db. If you need the functionality of the cell as well, you need Library compiler.
 

do you have any tutorial/manual that explains that?
 

Hello Dhaval:

I am curious to know about this. How have you created a the standard cell file with timing information?which tool does this?

Thanks in advance
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top