Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

HOW TO GENERATE A 75MHZ clock??/

Status
Not open for further replies.

nawaz.mjcet

Newbie level 6
Joined
Mar 8, 2012
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,375
HI all,

I'm verifying GPIO contrroller with APB interface using UVM.so the clock frequency i'm using is 100MHZ but later i was asked to change the clock frequency to 75MHZ .so how to genetare a stable clock with 75MHZ frequency.

This is code what i have in my mind

bit clk;
`timescale 1ns/1ns

CLOCK_PERIOD = 1/75;

DELAY = CLOCK_PEROD / 2 ;

#DEALY clk = ~clk;

i'm not sure whether i can use the above code as it delay which i'm using is a REAL number.so please suggest a better apporoach to generate a clock with 75 MHZ frequency.


Thanks in Advance,
Nawaz.
 

A #delay generated clock will only work in simulation, but the calculation is wrong, too. A period of 1/75 ns will hardly refer to MHz. And I fear, the simulator is working in integer timesteps only.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top