Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to fix max_tran and max_cap Vios?

Status
Not open for further replies.

Weison Lin

Newbie level 1
Newbie level 1
Joined
Aug 24, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
7
Dear:

Here is a problem, after I finished placement, the value of max_cap and max_tran are not 0.

Even I did optimization it still negative value but not 0.

How should I fix the problem?
drv_vios.gif


Weison
 

Hi,

May be ur new,you would have done a little bit of search in the forum,there are few threads related ,which may solve ur question

- - - Updated - - -

I have a doubt,why you are looking at drv's at placement stage,go with the allowed margin values for each ,till routing and check for drv,s fix then afterwards fix ur new setup and hold violations.

You can correct me if i am wrong.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top