Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
May be ur new,you would have done a little bit of search in the forum,there are few threads related ,which may solve ur question
- - - Updated - - -
I have a doubt,why you are looking at drv's at placement stage,go with the allowed margin values for each ,till routing and check for drv,s fix then afterwards fix ur new setup and hold violations.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.