Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] How to find the arrival time of each cell in a design using PrimeTime

Status
Not open for further replies.

gepinita

Junior Member level 1
Joined
Feb 28, 2012
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,375
Hello,

I would like to know if it's possible to find the arrival time of each cell in a design using PrimeTime.
Thank you in advance
 

Re: Arrival Time PrimeTime

In PrimeTime, the arrival times for all pins are stored with attribute called arrival_window.

By default, the arrival times are only saved at path endpoints (D pin of the FF and Output ports) to save the memory consumption and run time .
To save this data on all pins before starting STA through PT set the below variable.
set the timing_save_pin_arrival_and_slack variable to true.


After update_timing , you can get any pin arrival times using below command.

pt_shell> get_attribute [get_pins X/Y/Z] arrival_window .

Which will give, min and max values for rise and fall delays times.

Regards, Sam
 

    V

    Points: 2
    Helpful Answer Positive Rating
Re: Arrival Time PrimeTime

Thank you sam536. That's what i needed. :D

- - - Updated - - -

Thank you sam536. That's what i needed. :D
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top