Non AMP

how to find minimum clock period?

Thread starter Nayan.pastagiya
Start date Aug 19, 2011

Status: Not open for further replies.

Aug 19, 2011

#1

N

Nayan.pastagiya

Newbie level 1

How can i find the Minimum clock period ?
can any body help me??

Aug 19, 2011

#2

ckshivaram

Advanced Member level 6

please see this
**broken link removed**
**broken link removed**

Aug 20, 2011

#3

B

birdy123

Full Member level 3

Hi Nayan,

For any specific path it is like

Max Clock Freq = 1/ Max (Reg2reg, Clk2Out, Pin2Pin)

you can check the following blog for the complete example..
"Examples Of Setup and Hold time" : Static Timing Analysis (STA) basic (Part 3c) |VLSI Concepts

I hope it will help you.

Status: Not open for further replies.

Similar threads

T
How to create a differential clock in dc_compiler
- Started by TonyLS
- Feb 9, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
J
how to find path to set_disable_timing?
- Started by Jordon
- May 28, 2023
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
A
clock skew degradation
- Started by aditya1579
- Feb 25, 2024
- Replies: 7
ASIC Design Methodologies and Tools (Digital)
C
characterizing Clock Gating cells
- Started by chandara313
- Feb 5, 2024
- Replies: 7
ASIC Design Methodologies and Tools (Digital)
K
Computation of clock pin power
- Started by krish_9
- Feb 29, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)