Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to find average leakage power and lcircuit capacitance at output???

Status
Not open for further replies.

jalananup

Newbie level 3
Joined
Apr 28, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,307
Hi everyone!

I am facing a problem while analyzing my digital circuits. I am not able to calculate the average leakage power of the circuit and the capacitance at the output.

Does anybody know the answer?? I would be very obliged...thankyou in anticipation..
 

jgruszynski

Junior Member level 3
Joined
Feb 21, 2009
Messages
28
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,283
Activity points
1,549
Average leakage power is related to Idd and Iddq parameters - either simulated or measured (better). Google the these terms.

Capacitance seen by the output is your load which is application dependent. There is typically a maximum load capacitance defined for any given logic family or specific IC device.
 

jalananup

Newbie level 3
Joined
Apr 28, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,307
hey, i am using Cadence Spectre to simulate my Multiplexers, I am not able to find out the average leakage power(simulated) of the simple 2:1 MUX circuit implemented using CMOS. Also, i want to find out the load capacitor(simulated) as well. If u can plz. help me out...
 

jgruszynski

Junior Member level 3
Joined
Feb 21, 2009
Messages
28
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,283
Activity points
1,549
Don't know specifically how set up it up in Cadence, but if you are using a SPICE-like circuit simulator, it should be just a matter of reading off the Vdd current. Otherwise I'd assume in a pure digital simulator of modern vintage that this would be an option of any simulation. An opportunity for RTFM.

For the capacitance, again, that's application dependent. To figure out the drive capacity (the upper bound for load capacitance), analyze and create a Thevenin model for the output circuit (its output impedance), define the frequency performance you want, assume a pure capacitive load, and solve the RC time constant for C.

These should be pretty obvious.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top