raveendras4a5
Newbie level 4
- Joined
- Jan 25, 2012
- Messages
- 7
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- Bangalore, India
- Activity points
- 1,326
Hi All, I am new to Analog & mixed Signal design. I need to do the behavioral modeling of LDO(Low Droupout Regulator) in Verilog-A.
First, I would like to know which are tools that we can use to simulate/exicute/run the Verilog-A code & the procedure to do that. Can anyone help me regarding this.
First, I would like to know which are tools that we can use to simulate/exicute/run the Verilog-A code & the procedure to do that. Can anyone help me regarding this.