How to encrypt VHDL package file & synthesis with it

Status
Not open for further replies.
W

wtr

Full Member level 5
Joined
May 1, 2014
Messages
299
Helped
29
Reputation
58
Reaction score
25
Trophy points
1,308
Activity points
4,108
Hello all,

I want to be able to encrypt a vhdl package.

The package contains sensitive contants etc

I've seen modelsim `protect before, however I have no idea where the guide on it is... my google-fu isn't what it used to be.

I mainly want to know if I can synthesis the encrypted file with Vivado.
Does Vivado have it's own method of encryption.

Regards,
Wes
 

There is a discussion about Vivado encryption of source code. The problem is Xilinx has not release their public keys for IEEE-P1735. They only release them under NDA and with justification for the requirement (e.g. you are an IP core vendor).

See this thread on Xilinx's forum.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…