How to encrypt HDL design files with ability to synthesize ?

[PowerEDA2003]

site:edaboard.com encrypt verilog -search results

It is possible to encrypt HDL design files for functional simulation. How I can protrct my design during synthesis? I want to give the customer a file, which is synthesizable but its content is not viewable! How I can do it?

Any help?

 

[mariaR]

It's an interesting question ! I've never heard such tool. Anyone know?

 

[ejean]

DesinWare can produce BLOCK IP in encrypted format. If you want to provide your source code in encrypted format, you can choose pre-compiler base HDL simulator, these software can compile the original HDL code to it's "native-code". Modelsim, VCS, NC-verilog, SpeedSim, etc. can do this job.

 

[firendchn]

Re: Encrypted Design Files

ejean,
give an example pls!