Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to Dump code into FPGA board ?

Status
Not open for further replies.

raghavathej

Junior Member level 3
Joined
Jun 2, 2013
Messages
31
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Bangalore
Activity points
1,537
Hi,

I am using Mentor Graphics Precision RTL and Leonardo Spectrum.
Can we dump verilog code into FPGA hardware (say Xilinx Spartan 3 )
I can see virtual Netlist in Leonardo Spectrum by selecting target hardware.
But can we dump into actual hardware ?

If we can dump, How?...Explain...!!!

Thanks in Advance...!!!
 

You need to run the synthesised netlist through Xilinx ISE and generate a bitfile. You can also program the FPGA from ISE.
 

No. Those tools are just synthesis tools provided by 3rd parties. You must use Xilinx tools for the place and route and bitfile generation.
 

You can downlaod Xilinx Webpack ISE which is free. All you need to do is to specify target harware and input your netlist. It will then implement your design and generate programming file. Depend upon your target hardware, you may need special cable to connect your target hardware to PC so that ISE can communicate with it, otherwise some manufacturers provide their own software to program FPGA boards.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top