Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Selectable ratios of frequency division can be acheived with Rate multipliers eg.TTL 74167, there are CMOS equivalents. The frequency to be divided needs to be at least ten times the required output rate.
yes, most of frequency divider are made from flip/flop, but f/f is logic device that have specific input and output level and have specific speed limit by technology they have made from.
if your want to divide rf frequency then your have to amplify the signal up to the logic level and choose the right f/f that can handle your frequency range.
division by two or multiple of two is just simple cascade of f/f stages, if divisor is other than that sequential logic design (state machine) would be employed (also, they are f/fs)..