Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to determine the upper limit frequency of pnoise?

Status
Not open for further replies.
C

chaojixin

Member level 1
Member level 1
Joined
Jul 8, 2011
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,529
I want to simulate a delay line's jitter(Jc). this delay line drives the PWM signal of a TDC(that is, its pulse width is to be measured). surpose that the delay line's bandwidth is W1, and the sampling rate of TDC is W2, the TDC's resolution is N bit, the TDC's clock frequency is F3. what is the appropriate lower limit and upper limit of integration frequency? ?

thanks in advance!
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top