Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to determine pin list

Status
Not open for further replies.
roger

roger

Full Member level 3
Joined
Aug 27, 2003
Messages
162
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,296
Activity points
1,617
Hi all:
Is there any doc talkig about how to determine the
pin list, Is there ant rule to follow?

TX in advance
 

Do you mean pin order?

Or IO selection?
 

I mean the pin list arrangement.
for ex clk pin need to be placed between GND pin to reduce noise.
and else?

TX
 

Maybe this gudeline will be of some help to you:
**broken link removed**
 

IanP said:
Maybe this gudeline will be of some help to you:
h**p://www.tauseefafzal.com/Articles/System_Design_GuideLines.pdf
Click to expand...
Hi IanP,
The website seems can not be accessed,would you mind post this document here?
 

roger said:
Hi all:
Is there any doc talkig about how to determine the
pin list, Is there ant rule to follow?

TX in advance
Click to expand...

I mean ,just like cristical pad should be shielding, don't put all data in/out pin together to avoid large power switching,... etc.

Anyone can contribute your experience here, TKS
 

Any guifeline or pdf talking about this?
TX in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top