How to design timer and PLL using VHDL?

[rajakash]

hi friends..

how do design timer and PLL using VHDL..
if anyone have sample code sent it

thanks..

 

[Iouri]

timer and pll

Pll is FPGA internal resource

Timer is VHDL/Verilog code what you need to write